
17 Challenges and Future Directions of 3D Physical Design

Johann Knechtel, Jens Lienig, and Cliff C.N. Sze

CONTENTS

Abstract	357
17.1 Key Challenges for 3D Circuits and Approaches Revised	358
17.1.1 Technological Challenges	358
17.1.1.1 Diversity of Integration Approaches	358
17.1.1.2 Power Delivery and Thermal Management	360
17.1.1.3 Clock Delivery	362
17.1.1.4 Testing	363
17.1.2 Design Challenges	364
17.1.2.1 Layout Representations for 3D Circuits	364
17.1.2.2 Partitioning and Floorplanning	366
17.1.2.3 Placement	367
17.1.2.4 Clock-Distribution Networks	368
17.1.2.5 Routability Prediction	369
17.1.2.6 Routing	370
17.1.2.7 Multi-Physical Simulation and Verification	371
17.2 Prospective Directions for 3D Circuits and Design	373
17.2.1 Path-Finding: System-Level Design Exploration and Evaluation	374
17.2.1.1 Concepts and Approaches for Path-Finding	374
17.2.1.2 Flows and Tools for Path-Finding	374
17.2.2 Design Approaches and Standardization	375
17.2.2.1 Design Approaches for 3D Circuits	375
17.2.2.2 Standardization Trends and Examples	378
17.2.3 Demonstrators and Prototyping for 3D Circuits	378
17.2.3.1 Academic Efforts	378
17.2.3.2 Industrial Efforts	379
17.3 Summary and Conclusion	380
References	380

ABSTRACT

The concept of 3D integrated circuits (3D-ICs) provides new opportunities for meeting current and future design criteria, such as performance, functionality, delay, and power consumption. 3D-ICs are thus considered as a promising approach to spur both *More Moore* (i.e., further down-scaling of baseline CMOS device nodes) and *More-than-Moore* (i.e., diversification of functionality; heterogeneous system integration) [1,9] as shown in Figure 17.1. At the same time, 3D-ICs increase complexity for manufacturing and physical design notably.